What is Claimed is:

1. A method for processing a substrate, comprising:

- (a) forming a feature definition in a dielectric material deposited on a surface of a substrate;
- 4 (b) depositing one or more conductive materials to fill at least a portion of the 5 feature definition;
- 6 (c) planarizing the substrate surface to expose the dielectric material;
- 7 (d) removing at least a portion of the dielectric material; and
- 8 (e) depositing a low k dielectric material.
- 1 2. The method of claim 1, wherein forming a feature definition in a dielectric material comprises:
- 3 (a) depositing a first dielectric material;
- 4 (b) depositing a second dielectric material on the first dielectric material;
- 5 (c) depositing a third dielectric layer on the second dielectric material;
- 6 (d) etching the first and second dielectric layers to form a vertical interconnect;
- 7 and
- 8 (e) etching the third dielectric layer to form a horizontal interconnect.
- 1 3. The method of claim 2, wherein the first and third dielectric layers comprises silicon 2 oxide.
- 1 4. The method of claim 2, wherein the second dielectric layer is an etch stop.
- 1 5. The method of claim 4, wherein the second dielectric layer comprise silicon nitride,
- 2 silicon oxycarbide, amorphous hydrogenated silicon carbide, and combinations thereof.
- 1 6. The method of claim 1, wherein forming a feature definition in a dielectric material
- 2 comprises:

3

- (a) depositing a first dielectric material;
- 4 (b) depositing a second dielectric material on the first dielectric material;

- 5 (c) etching the second dielectric layer to exposed a portion of the first dielectric 6 layer;
- 7 (d) depositing a third dielectric layer on the second dielectric material and 8 exposed portion of the first dielectric layer; and
- 9 (e) etching the first and third dielectric layers to form a vertical interconnect and to form a horizontal interconnect.
- 1 7. The method of claim 2, wherein the first and third dielectric layers comprises silicon oxide.
- 1 8. The method of claim 2, wherein the second dielectric layer is an etch stop.
- 1 9. The method of claim 4, wherein the second dielectric layer comprise silicon nitride,
- 2 silicon oxycarbide, amorphous hydrogenated silicon carbide, and combinations thereof.
- 1 10. The method of claim 1, further comprising depositing a low k barrier layer on the
- 2 surface of the substrate prior to depositing the dielectric material.
- 1 11. The method of claim 10, wherein the low k barrier layer deposited on the surface of
- 2 the substrate comprises a low k material selected from the group of silicon nitride, silicon
- 3 oxycarbide, amorphous hydrogenated silicon carbide, and combinations thereof.
- 1 12. The method of claim 1, wherein depositing the one or more conductive materials
- 2 comprises depositing a conductive barrier layer of a first conductive material and then
- depositing a second conductive material on the conductive barrier layer.
- 1 13. The method of claim 12, wherein the first conductive material and the second
- 2 conductive material are deposited by chemical vapor deposition, physical vapor deposition,
- 3 or a electrochemical deposition technique.
- 1 14. The method of claim 12, wherein the first conductive material comprises one or
- 2 more materials selected from the group of titanium, titanium nitride, titanium silicon nitride,

- 3 tungsten, tungsten nitride, tungsten silicon nitride, tantalum, tantalum nitride, tantalum
- 4 silicon nitride, and combinations thereof.
- 1 15. The method of claim 12, wherein the second conductive material is selected from
- 2 the group of copper, doped copper, aluminum, doped aluminum, and combinations thereof.
- 1 16. The method of claim 1, wherein the low k dielectric material comprises a silicon and
- 2 carbon containing material.
- 1 17. The method of claim 16, wherein the low k dielectric material has a dielectric
- 2 constant of about 4.0 or less.
- 1 18. The method of claim 1, further comprising depositing a low k barrier layer prior to
- 2 depositing the low k dielectric material
- 1 19. The method of claim 18, wherein the low k barrier layer deposited prior to
- depositing the low k dielectric material comprises a low k material selected from the group
- 3 of silicon nitride, silicon oxycarbide, amorphous hydrogenated silicon carbide, and
- 4 combinations thereof.
- 1 20. The method of claim 1, wherein planarizing the substrate surface comprises
- 2 chemical mechanical polishing the substrate surface.
- 1 21. The method of claim 1, further comprising planarizing the substrate surface after
- 2 depositing the low k dielectric layer.
- 1 22. The method of claim 1, wherein removing at least a portion of the dielectric material
- 2 comprises etching or polishing substantially all the dielectric material to the substrate
- 3 surface.
- 1 23. The method of claim 2, wherein removing at least a portion of the dielectric material
- 2 comprises etching or polishing the dielectric material adjacent the horizontal interconnect.

4

and combinations thereof.

The method of claim 6, wherein removing at least a portion of the dielectric material 24. 1 comprises etching or polishing the dielectric material adjacent the horizontal interconnect. 2 A method for forming a dual damascene interconnect, comprising: 25. 1 depositing one or more dielectric layers on a substrate; 2 (a) etching the one or more dielectric layers to form a dual damascene definition 3 (b) therein, the dual damascene definition having a vertical interconnect and a horizontal 4 5 interconnect; depositing a conductive barrier layer over exposed surfaces of the dual 6 (c) 7 damascene definition; depositing a conductive material over the conductive barrier layer to fill at 8 (d) 9 least a portion of the dual damascene definition; planarizing the filled dual damascene definition to expose the one or more 10 (e) dielectric layers; 11 removing at least a portion of the one or more dielectric layers; 12 (f) depositing a low k dielectric material; and 13 (g) depositing a self-planarizing dielectric layer on the low k dielectric material. 14 (h) The method of claim 25, further comprising etching the low k dielectric material and 26. 1 2 the self-planarizing dielectric layer to form a dual damascene definition. 27. The method of claim 26, further comprising repeating steps (c) through (e). 1 1 28. The method of claim 25/ wherein the one or more dielectric layers comprise silicon oxide, silicon nitride, silicon oxycarbide, amorphous hydrogenated silicon carbide, and 2 3 combinations thereof. 1 29. The method of claim 25, wherein the conductive barrier layer comprises a material selected from the group of thanium, titanium nitride, titanium silicon nitride, tungsten, 2 tungsten nitride, tungsten silidon nitride, tantalum, tantalum nitride, tantalum silicon nitride, 3

- 1 30. The method of claim 25, wherein the conductive material is selected from the group
- of copper, doped copper, aluminum, doped aluminum, and combinations thereof.
- 1 31. The method of claim 25, wherein the low k dielectric material comprises a silicon
- 2 and carbon containing material.
- 1 32. The method of claim 31, wherein the low k dielectric material has a dielectric
- 2 constant of about 4.0 or less.
- 1 33. The method of claim 25, wherein removing at least a portion of the dielectric
- 2 material comprises etching or polishing substantially all the dielectric material to the
- 3 substrate surface.
- 1 34. The method of claim 25 wherein removing at least a portion of the dielectric
- 2 material comprises etching or polishing the dielectric material adjacent the horizontal
- 3 interconnect.
- 1 35. The method of claim 25, further comprising depositing a low k barrier layer prior to
- 2 depositing the dielectric material.
- 1 36. The method of claim 35, wherein the low k barrier layer deposited on the surface of
- 2 the substrate comprises a low k material selected from the group of silicon nitride, silicon
- 3 oxycarbide, amorphous hydrogenated silicon carbide, and combinations thereof.
- 1 37. The method of claim 25, further comprising depositing a low k barrier layer prior to
- 2 depositing a low k dielectric material.
- 1 38. The method of claim 37, wherein the low k barrier layer deposited prior to
- 2 depositing the low k dielectric material comprises a low k material selected from the group
- 3 of silicon nitride, silicon oxycarbide, amorphous hydrogenated silicon carbide, and
- 4 combinations thereof.

6

7

8

9

10

11

12

13



- The method of claim 25, wherein etching the one or more dielectric layers . 1 39. 2 comprises etching the first and second dielectric layers to form a vertical interconnect and etching the third dielectric layer to form a horizontal interconnect. 3
- 40. 1 The method of claim 25, further comprising performing a chemical mechanical 2 polishing process on the substrate.
- A method for forming a dual damascene interconnect, comprising: 1 41.
- 2 (a) depositing a first dielectric material;
- depositing a second dielectric material on the first dielectric material; 3 (b)
- etching the second dielectric layer to exposed a portion of the first dielectric 4 (c) 5 layer;
 - depositing a third dielectric layer on the second dielectric material and (d) exposed portion of the first dielectric layer;
 - etching the first and third dielectric layers to form a vertical interconnect and (e) a horizontal interconnect of a dual damascene definition;
 - depositing a conductive barrier layer over exposed surfaces of the dual (f) damascene definition;
 - (g) depositing a conductive material over the conductive barrier layer to fill at least a portion of the dual damascene definition;
- 14 (h) planarizing the filled dual damascene definition to expose the one or more 15 dielectric layers;
- 16 removing the one or more dielectric layers; (i)
- 17 depositing a low k dielectric material on the substrate; and (j)
- depositing a self-planarizing dielectric layer on the low k dielectric material. 18 (k)
- 42. The method of claim 41, further comprising etching the low k dielectric material and 1 2 the self-planarizing dielectric layer to form a dual damascene definition.
- 43. The method of claim 41 further comprising repeating steps (f) through (h). 1
- The method of claim 41, wherein the first and third dielectric layers comprises 1 44.

- 2 silicon oxide.
- 1 45. The method of claim 41, wherein the second dielectric layer is an etch stop.
- 1 46. The method of claim 41, wherein the second dielectric layer comprise silicon
- 2 nitride, silicon oxycarbide, amorphous hydrogenated silicon carbide, and combinations
- 3 thereof.
- 1 47. The method of claim 41, wherein removing at least a portion of the dielectric
- 2 material comprises etching or polishing substantially all the dielectric material to the
- 3 substrate surface.
- 1 48. The method of claim 41, wherein removing at least a portion of the dielectric
- 2 material comprises etching or polishing the dielectric material adjacent the horizontal
- 3 interconnect.
- 1 49. The method of claim 41, wherein the conductive barrier layer comprises a material
- 2 selected from the group of titanium, titanium nitride, titanium silicon nitride, tungsten,
- 3 tungsten nitride, tungsten silicon nitride, tantalum, tantalum nitride, tantalum silicon nitride,
- 4 and combinations thereof.
- 1 50. The method of claim \$41, wherein the conductive material is selected from the group
- 2 of copper, doped copper, aluminum, doped aluminum, and combinations thereof.
- 1 51. The method of claim 41, wherein the low k dielectric material comprises a silicon
- 2 and carbon containing material.
- 1 52. The method of claim 41, wherein the low k dielectric material has a dielectric
- 2 constant of about 4.0 or less.
- 1 53. The method of claim 41, further comprising depositing a low k barrier layer prior to
- 2 depositing a low k dielectric material.

1 54. The method of claim 53, wherein the low k barrier layer deposited prior to

2 depositing the low k dielectric material comprises a low k material selected from the group

3 of silicon nitride, silicon oxycarbide, amorphous hydrogenated silicon carbide, and

4 combinations thereof.

- 1 55. The method of claim 1, wherein depositing the low k dielectric material comprises
- 2 introducing a processing gas including trimethylsilane to a processing chamber at a flow
- 3 rate between about 50 sccm and about 1000 sccm, introducing an oxidizing gas at a flow
- 4 rate between about 2500 sccm and about 10000 sccm, introducing an inert gas into the
- 5 processing chamber at a rate between about 1000 sccm and about 10000 sccm, maintaining
- a chamber pressure between about 50 Torr and about 200 Torr, and maintaining a substrate
- 7 surface temperature between about 50°C and about 250°C.

á

- 1 56. The method of claim 1, wherein depositing the low k dielectric material comprises
- 2 introducing a processing gas including trimethylsilane to a processing chamber at a flow
- 3 rate of about 175 sccm, introducing an oxidizing gas at a flow rate of about 5000 sccm,
- 4 introducing an inert gas into the processing chamber at a rate of about 8000 sccm,
- 5 maintaining a chamber pressure of about 100 Torr, and maintaining a substrate surface
- 6 temperature of about 125°C.
- 1 57. The method of claim 25, wherein depositing the low k dielectric material comprises
- 2 introducing a processing gas including trimethylsilane to a processing chamber at a flow
- 3 rate between about 50 sccm and about 1000 sccm, introducing an oxidizing gas at a flow
- 4 rate between about 2500 sccm and about 10000 sccm, introducing an inert gas into the
- 5 processing chamber at a rate between about 1000 sccm and about 10000 sccm, maintaining
- 6 a chamber pressure between about 50 Torr and about 200 Torr, and maintaining a substrate
- 7 surface temperature between about 50°C and about 250°C...
- 1 58. The method of claim 25, wherein depositing the low k dielectric material comprises
- 2 introducing a processing gas including trimethylsilane to a processing chamber at a flow
- 3 rate of about 175 sccm, introducing an oxidizing gas at a flow rate of about 5000 sccm,
- 4 introducing an inert gas into the processing chamber at a rate of about 8000 sccm,

4

- 5 maintaining a chamber pressure of about 100 Torr, and maintaining a substrate surface temperature of about 125°C.
- 1 59. The method of claim 41, wherein depositing the low k dielectric material comprises
- 2 introducing a processing gas including trimethylsilane to a processing chamber at a flow
- 3 rate between about 50 sccm and about 1000 sccm, introducing an oxidizing gas at a flow
- 4 rate between about 2500 sccm and about 10000 sccm, introducing an inert gas into the
- 5 processing chamber at a rate between about 1000 sccm and about 10000 sccm, maintaining
- 6 a chamber pressure between about 50/Torr and about 200 Torr, and maintaining a substrate
- 7 surface temperature between about 50°C and about 250°C.
- 1 60. The method of claim 41, wherein depositing the low k dielectric material comprises
- 2 introducing a processing gas including trimethylsilane to a processing chamber at a flow
- 3 rate of about 175 sccm, introducing an oxidizing gas at a flow rate of about 5000 sccm,
 - introducing an inert gas into the processing chamber at a rate of about 8000 sccm,
- 5 maintaining a chamber pressure of about 100 Torr, and maintaining a substrate surface
- 6 temperature of about 125°C.